Power Optimization Engineer – New College Grad 2026 - job 1 of 2
We are now looking for a Power Optimization Engineer – New College Grad! NVIDIA prides in having energy efficient products. We believe in continuing to maintain our products' energy efficiency compared to competition is key to our continued success.
Our team is privileged to work on Power Optimization of Data center, gaming and automotive GPU chips. We also work on power optimization of Networking chips. The gamut of GPUs and networking chips requires the team to provide architecture, micro-architecture, RTL Design, methodology and AI based power optimization solutions. You will collaborate with Architects, Performance Engineers, Software Engineers, ASIC Design Engineers, and Physical Design teams to study and implement power analysis and reduction techniques for NVIDIA's next generation GPUs and Networking products. Your contributions will help us gain early insight into energy consumption of graphics and artificial intelligence workloads, and will allow us to influence architectural, design, and power management improvements.
What You'll Be Doing:
Use internally developed tools and industry standard pre-silicon gate-level and RTL power analysis tools, to help improve product power efficiency.
Use Artificial intelligence to devliver RTL and/or Architecture Power optimization solutions.
Develop and share best practices for performing pre-silicon power analysis.
Perform comparative power analysis, to spot trends and anomalies, that warrant more scrutiny.
Interact with architects and RTL designers to help them interpret their power data and identify power bugs; drive them to implement fixes.
Select and run a wide variety of workloads for power analysis.
Prototype a new architectural feature in Verilog and analyze power.
What We Need To See:
Pursuing BS or MS in Electrical Engineering, Computer Engineering, or related fields with coursework or experience in AI.
Strong understanding of concepts of energy consumption, estimation, data movement and low power design.
Strong coding/automation skills, preferably in Python, Perl, and C++.
Strong analytical skills with go-getter attitude.
Familiarity with Verilog and ASIC design principles, including knowledge of Power Artist, PTPX (Prime Power RTL, RTL Architect). Previous internships and/or work on Power Optimization would be beneficial.
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 108,000 USD - 184,000 USD for Level 2, and 136,000 USD - 212,750 USD for Level 3.You will also be eligible for equity and benefits.
Average salary estimate
If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
Lead the development of ATE/SLT test equipment, sockets, and thermal solutions at NVIDIA to enable flawless, high‑volume testing of next‑generation ICs.
Lead the Triton Inference Server engineering team to build scalable, high-performance model serving solutions that power AI deployments across cloud, edge, and data center environments.
H&H is hiring a Mechanical Designer in New York to contribute to movable bridge design, condition assessment, and construction support for infrastructure projects.
Early-career Integrated Communications Systems Engineer needed to support design, integration, testing, and fleet support for submarine communications systems on-site in New London, CT.
HydraForce (Bosch Rexroth) is hiring a Manufacturing Engineering Intern to assist with CAD tool design, testing, FMEA, and assembly cell improvement projects at the Lincolnshire, IL site.
An Irvine-based semiconductor team needs a Senior STA Physical Design Engineer to lead STA closure, SI/PI work, and chip finishing for complex digital SoCs with a hybrid remote/onsite arrangement.
A summer internship opportunity at Ciena to gain hands-on FPGA design and verification experience working on production optical networking products.
ITAC is hiring a licensed Civil/Structural Professional Engineer to lead civil design and permitting for heavy industrial projects, provide technical leadership, and support construction observation across Virginia.
TYLin is hiring a licensed Design Construction Manager to coordinate on-site bridge design and contractor activities for complex, large-span infrastructure projects.
KBR MAGS is hiring a Senior Integration Engineer to drive systems integration and test activities for advanced radar and weapon systems supporting U.S. Army programs.
Experienced test engineer needed to provide TDA technical support for CWITT submarine test programs, requiring an active Secret clearance and extensive test program experience.
AECOM is hiring a Water Resources Graduate Engineer in Minneapolis to assist with H&H modeling, stormwater and floodplain design, permitting, and construction documentation for infrastructure projects.
Lead SOC bring-up, yield analysis and test-process improvements for state-of-the-art Tegra/CPU/automotive architectures at NVIDIA's Santa Clara engineering site.
Relativity Space seeks a Senior Additive Simulation Engineer to lead development of process and structural simulation for metal additive manufacturing in support of rocket design and production.
Lead NYC Parks' structural engineering efforts by managing staff, overseeing design and permitting, and providing technical and construction support for city-wide park structures and waterfront projects.
NVIDIA is a publicly traded, multinational technology company headquartered in Santa Clara, California. NVIDIA's invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined computer graphics, and ignited the era of modern AI.
204 jobs
🔮
Hi, I'm Risa! Your AI Career Copilot
you, just ask me below!
