Browse 44 exciting jobs hiring in Verilog now. Check out companies hiring such as NVIDIA, Jobgether, Rivos in New Orleans, Overland Park, Santa Clarita.
Lead the development of machine-learning based power and energy models to influence architectural and design decisions that improve GPU and SoC energy efficiency at NVIDIA.
Lead emulation strategy and infrastructure at Alphawave IP as a Staff Emulation Engineer, driving methodology, automation, and cross-functional support for complex SoC/ASIC projects.
Rivos seeks a Silicon Power Engineer to lead power modeling, analysis, and optimization across CPU/SoC blocks, partnering closely with architecture and design teams to drive PPA improvements.
SpaceX is hiring software engineering interns for Summer 2026 to work onsite across multiple sites on mission-critical software and infrastructure spanning Starship, Falcon, Dragon, Starlink, and related programs.
Contribute to NVIDIA’s hardware ASIC teams on a 12-week, full-time internship building and verifying RTL and physical-design solutions for next-generation accelerated computing products.
A paid, full-time 12-week hardware verification internship at NVIDIA in Santa Clara for students pursuing degrees in electrical or computer engineering to work on real verification and validation projects.
NVIDIA seeks ambitious Bachelor's, Master's, and PhD students for 12-week Mixed Signal and Digital Circuit Design internships to contribute to impactful hardware projects using modern EDA tools and lab test equipment.
NVIDIA is hiring Computer Architecture interns for paid, hands-on 12-week projects focused on GPU/CPU architecture, VLSI, parallel programming, and high-performance computing.
NVIDIA seeks PhD candidates for 2026 hardware research internships to advance cutting-edge VLSI, ASIC, and EDA technologies used in AI and accelerated computing.
NVIDIA is recruiting motivated students for a 12-week Hardware Physical Design / VLSI internship to gain hands-on experience on real chip physical design projects using industry EDA tools and methodologies.
Paid 12-week hardware engineering internships at NVIDIA offering hands-on projects in system validation, hardware design, mechanical engineering, or silicon solutions for students pursuing EE/CE or related degrees.
Lead system-level HDL and FPGA architecture for advanced RF and antenna products at a fast-growing private engineering company.
CesiumAstro is hiring an FPGA Engineering Manager to lead geographically distributed FPGA teams, standardize design methodology, and deliver complex FPGA solutions for aerospace and communications products.
Lead FPGA architecture, RTL development, and hardware bring-up to implement real-time DSP and control systems for a next-generation FMCW LiDAR product at a fast-moving silicon photonics startup.
Experienced hardware engineer needed to investigate and resolve complex production issues on high-speed networking systems, collaborating across design, firmware, and field teams at Arista Networks.
NVIDIA is hiring a Senior Circuit Design Engineer to lead power delivery network modeling and simulation across die-to-platform designs and mentor junior engineers in a hybrid Santa Clara role.
Senior ASIC Design Engineer role at NVIDIA focusing on mixed-signal and digital IP design to improve power and performance for next-generation GPUs.
SpaceX Starshield is hiring an FPGA Engineer to build and validate flight-ready FPGA designs for secure, high-throughput satellite systems.
Lead the creation and review of product security architectures and pre-silicon vulnerability analysis for hardware and embedded systems at NXP's Oak Hill office.
Contribute to Intel's silicon engineering teams as an intern working on architecture, design, verification, and validation of advanced processors and platforms.
Solidigm is hiring a TD Design Collateral Modeling Engineer to develop and calibrate device and interconnect models (SPICE/Verilog-A/RC) and partner cross-functionally to meet NAND performance and qualification goals.
Undergraduate interns will join Intel's Silicon Hardware Engineering teams in Hillsboro to help design, verify, and validate next-generation processor and SoC technologies.
Northwood Space is hiring an FPGA Engineer to develop robust FPGA networking and DSP subsystems for its antenna communication products at the Torrance office.
SpaceX is hiring a Senior ASIC Design Engineer to implement and verify RTL for next-generation ASICs/FPGAs that will expand Starlink's global connectivity capabilities.
Work with Intel's Silicon Hardware Engineering teams as an intern contributing to design, verification, validation and performance optimization of next-generation processors and platforms.
Work on multi-FPGA, low-latency hardware systems at Riverlane to implement QEC decoders, high-throughput data movement and low-latency interfaces as a Digital Design Engineer.
Lead development of low-latency FPGA firmware and DSP for synchronized multi-channel quantum control systems at an early-stage quantum computing startup in Princeton.
Senior Engineer - Hardware Modeling to drive AI-assisted SystemC and SoC modeling efforts and integrate those pipelines with industry EDA tools.
Experienced VLSI/analog engineer wanted to lead NAND flash circuit architecture, simulation (HSPICE/PRIMESIM/Verilog) and silicon evaluation for Sandisk's advanced 3D NAND products.
Solidigm is hiring a 3D NAND IP Logic Design Engineer to design and verify SystemVerilog RTL, develop microcode-based NAND algorithms, and lead pre/post-silicon validation for next-gen memory products.
Senior FPGA Engineer needed to lead full lifecycle FPGA design and integration for a trading and research platform in Chicago.
Lead the design and delivery of transactor and BFM solutions for Intel’s Server SoC emulation environment while mentoring a team of engineers.
Lead FPGA design and verification efforts for Red 6's ATARS product, applying deep FPGA expertise to high-speed interfaces, timing closure, and system integration in a fast-paced aerospace environment.
Lead FPGA Engineer to architect and deliver high-performance multi-FPGA designs and lead the FPGA engineering team for Red 6's AR-based training systems.
A leading trading technology team is seeking a Senior FPGA Engineer to own FPGA design projects and integrate high-performance hardware into production trading systems.
Lead the architecture and production of ultra‑high‑speed CMOS ADCs/DACs for Flux's optical AI processors, driving transistor‑level design, silicon bring‑up, and cross‑team integration.
Seeking a Senior FPGA Engineer to lead FPGA design, validation, and integration for high-performance trading systems at an onsite Chicago technology team.
Renesas is hiring a Principal DSP/Control Engineer to architect and implement digital control loop subsystems for cutting-edge semiconductor products in Austin, TX.
Become a key FPGA Engineer at ispace U.S., focused on designing and validating FPGA-based avionics systems for cutting-edge lunar lander missions.
Drive innovation in chip design verification by blending AI with traditional methodologies at a dynamic AI-EDA startup.
Experienced digital design engineer needed at Renesas to develop and architect RTL solutions within a dynamic semiconductor company.
Lattice is seeking an experienced Field Applications Engineer to provide technical leadership and customer support for their programmable logic products in San Jose, CA.
Advanced semiconductor firm seeks Senior Engineer to lead GPU micro-architecture and RTL design efforts with a hybrid work model based in Austin, TX.
Contribute to next-generation CPU designs as a Physical Design Engineer intern at Intel, driving innovation within their Xeon Engineering Group.
Below 50k*
0
|
50k-100k*
9
|
Over 100k*
31
|