Sr. Staff Verification Design Engineer
About Marvell
Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
As a Sr. Staff Engineer, you will lead micro-architecture and RTL development and HW/SW co-design efforts working across multi-functional teams, in developing state-of-the-art designs for the up and coming connectivity product roadmap.Additional responsibilities will include, but not be limited to:
• Responsible for micro-architecture design and development of DSP logic.
• Working with Architects and Verification engineers to deliver develop complex, high performance and timing critical designs through all aspects of the front-end design flow (incl. timing closure and power optimization)
As a Sr. Staff Engineer, you will lead micro-architecture and RTL development and HW/SW co-design efforts working across multi-functional teams, in developing state-of-the-art designs for the up and coming connectivity product roadmap.
Additional responsibilities will include, but not be limited to:
• Responsible for micro-architecture design and development of DSP logic.
• Working with Architects and Verification engineers to deliver develop complex, high performance and timing critical designs through all aspects of the front-end design flow (incl. timing closure and power optimization)
What You Can Expect
- Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10+ years of related professional experience.
• Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5+ years of experience.
• Extensive experience in Verilog/SystemVerilog, Synthesis, STA, low power design, Spyglass and Quality checks of the implemented RTL for LINT, CDC.
• Hands on experience in scripting language such as Perl/Python.
• Proven track record of delivering production-quality designs on aggressive development schedules.
• Domain expertise in 802.3 standards and Serdes design is a plus. - Background in Digital Signal Processing, Error Correction codes and physical layer protocols through hands on prior experience is a plus.
What We're Looking For
- Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience.
- Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.
Expected Base Pay Range (USD)
124,420 - 186,400, $ per annumThe successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-TT1Average salary estimate
If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
AECOM is hiring a mid-career Structural Lead Engineer in Rocky Hill, CT to lead structural design for water and wastewater projects and mentor junior staff while ensuring compliance with ACI 350 and related standards.
ANS is hiring a High Voltage Mid-Level Structural Engineer to design and deliver foundation and structural systems for substations and renewable energy projects.
Robust AI is hiring a Mechatronic Test Engineer to develop and run validation test plans for sensors, actuators, control systems, and robot-level electromechanical assemblies.
AECOM is hiring a licensed Process Mechanical Water & Wastewater Engineer Lead in Chelmsford to drive mechanical process and piping design, procurement, and construction support for municipal water and wastewater projects.
Lead product development engineering for Moen at Fortune Brands to take mechanical products from concept to production, ensuring robust, manufacturable designs while mentoring a team of engineers.
Water resources engineer needed to perform hydrology and hydraulic analyses, HEC-RAS modeling, and Civil 3D drainage design for stormwater and civil infrastructure projects in an onsite role with licensure support.
Lead Pfizer’s global Forward Impact Engineering team to scale AI- and data-driven R&D solutions from prototype to enterprise-grade impact.
CrowdStrike is hiring an Infrastructure Optimization Engineer to analyze infrastructure metrics, automate optimization workflows, and help improve efficiency across on-prem and multi-cloud environments.
Diamond Communications is hiring a Manager of Engineering and Operations to lead tower engineering, construction oversight, and operations for carrier sites while ensuring compliance with structural and regulatory standards.
CX2 seeks an experienced Engineering Specialist to assemble, integrate, and perform PCB-level rework on drone and RF electronics for prototype and pre-production builds in El Segundo, CA.
CRB is recruiting a Process Engineer III to lead process system design scopes for life‑sciences and food & beverage projects, managing technical deliverables, client communications and project execution.
Cadence seeks a Product Engineer II to become a Conformal LEC expert, troubleshooting customer issues and driving solutions between R&D and customers.
Milhouse is hiring a Distribution Engineering I to design and optimize overhead and underground distribution systems while supporting project delivery and compliance across power projects.
🔮
Hi, I'm Risa! Your AI Career Copilot
you, just ask me below!
