NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Make the choice to join us today.
The mixed-signal high-speed I/O group delivers innovative PHY designs that power the most powerful AI systems in the world today. Our portfolio includes PHY IPs and Chips for both copper and fiber channels, supporting NVIDIA's high-performance interconnect protocols: NVLINK, Ethernet, and InfiniBand. We recently delivered the industry's first 200G MRM-based silicon photonics chip, revolutionizing high-performance networking and enabling the era of Co-Packaged Optics (CPO) for NVIDIA. We enable groundbreaking technology that continually pushes the limits of wireline communication!
While engaged in frontend development, your responsibilities will include working on a wide range of high-speed, powerful DSPs, silicon photonics IPs, and chips. You will participate in chip-level features, programming model and application interface definitions. You will collaborate closely with analog designers and system architects to develop micro-architecture specifications, calibration and adaptation algorithms, which then will be translated into RTL and firmware designs. For backend design, you will define, build synthesis constraints and drive timing closure. Evaluating PPA trade-offs based on synthesis and P&R feedbacks is a critical step toward the most optimized product. For post-silicon, you will actively participate in silicon bring-up, build testing scripts for debugging, characterization, performance tuning, and production. You will also work with cross-functional teams to ensure successful production.
What We Need to See
B.S. or M.S. degree in Electrical Engineering or equivalent experience.
5+ years of experience in high-speed digital design, proficient with front-end design flow and tools.
Deep understanding of Verilog or System Verilog, logic design concepts, and typical structures.
Good understanding of design for test, timing constraints, and static timing analysis.
Experience with industry verification methodologies, such as UVM.
Ways to stand out from the crowd
Knowledge of optical transceiver devices and integrated components such as modulators, detectors, and TIAs.
Experience with SerDes architecture and building blocks such as CDR, DFE, CTLE, TXFIR.
Experience with digital assist analog designs, such as calibrations.
Familiarity with mixed-signal circuit design concepts and experience in behavior modeling of mixed-signal circuits. Knowledge of physical layer and communication protocols, such as Ethernet, InfiniBand, PCIe, and USB.
Understanding of on-chip microcontrollers and standard peripherals, with exposure to hardware and firmware co-design.
#LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 212,750 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.
If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
Lead NVIDIA's multi-cloud GPU capacity strategy by combining analytics, automation, and cross-functional leadership to optimize compute resources for AI and HPC workloads.
Experienced software engineer to lead development of scalable, resilient platform components for automated hardware diagnosis and repair across cloud and on-prem GPU clusters at NVIDIA.
Peraton seeks a seasoned Model Based Systems Engineer to lead MBSE activities, systems integration, and configuration management for enterprise IT and collaboration services at Fort Meade under a classified customer contract.
Senior Cloud Infrastructure Engineer role focused on secure AWS networking, automation, and enterprise security solutions for mission-critical, large-scale systems.
Early-career Bridge/Structures Engineer opportunity at FHU to support bridge, culvert, and retaining wall projects while developing under senior engineers.
Anduril's Maritime team is hiring a Mechanical Engineer to design and integrate fluid and piping systems for autonomous surface vessels, ensuring performance and compliance in maritime environments.
Sargent & Lundy is hiring a bilingual Structural Drafter 2 to create 3D CAD models and 2D structural/foundation drawings for energy and industrial projects, supporting multidisciplinary design and clash resolution.
An experienced structural engineer is needed to design and analyze steel and concrete structures for nuclear power projects while mentoring junior staff and working in a hybrid Phoenix-based role.
Contribute to autonomy and robotics R&D at AeroVironment by developing and testing perception, GNC, and planning algorithms for UAS in a hands-on summer internship.
Anduril is hiring an Equipment Automation Intern in Costa Mesa to gain hands-on experience with PLCs, robotics, sensors, and control systems while supporting automation projects.
Crusoe seeks an Instrumentation and Controls Project Engineer to lead BMS/EPMS design, commissioning, and optimization for its data center infrastructure, driving energy efficiency and operational reliability.
A summer internship at Moderna's Norwood Applied Technologies team to support automation, systems integration, and technology implementation across development and manufacturing.
Lead Middesk’s data platform and ML infrastructure team to scale data acquisition, production ML systems, and AI-driven entity resolution for a fast-growing fintech identity platform.
Senior Transportation Engineer needed in DeBary, FL to lead FDOT and municipal highway design projects, mentor staff, and support business development for an employee-owned engineering firm.
Mechanical Engineering Intern to support structures and manufacturing—CAD, FEA, and hands-on prototyping—for a 12-week onsite program at Mach Industries in Huntington Beach, CA.
NVIDIA is a publicly traded, multinational technology company headquartered in Santa Clara, California. NVIDIA's invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined computer graphics, and ignited the era of modern AI.
177 jobs