About Marvell
Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
As part of the Design Verification Team at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major telecom organization or automotive company, etc.What You Can Expect
• Lead DV, emulation and post silicon validation execution with zero defect mindset on large ASIC programs.
• Define DV, emulation and post silicon validation scope.
• Define execution timelines working closely with stakeholders.
• Set goals, monitor schedules, and take steps to keep the execution on track.
• Define DV methodology and verification strategies.
• Drive definition and implementation of DV TB architectures.
• Collaborate with Architecture, Design, DFT, PD, FW and system teams for successful product execution.
• Lead tool evaluation and selection.
• Drive continuous productivity improvements through incremental and forklift changes.
• Monitoring industry DV trends and adapting to key trends.
• Hire, build and retain high performance engineering team.
• Address continuous training and development needs of the team.
What We're Looking For
• Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 20+ years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 15+ years of experience.
• Strong understanding of ASIC development process.
• Proven record as Verification Lead on Complex ASIC SOCs.
• Demonstrated track record of delivering high quality ASICs.
• Good understanding of SoC architecture, processor cores, memory, and peripheral interfaces.
• Strong understanding of Modern Verification Methodology, UVM and System Verilog.
• Excellent communication, interpersonal and presentation skills.
• Strong cross-functional leadership skills.
• Highly motivated, self-driven and curiosity to learn new technologies.
Expected Base Pay Range (USD)
180,670 - 270,700, $ per annumThe successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-TT1If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
Marvell is hiring a Principal Applications Engineer to lead SerDes IP DSP algorithm and mixed-signal integration, support customers through hands-on validation and lab debug, and optimize high-speed interface performance.
Visa is hiring a Senior Systems Engineer to architect and automate secure, scalable public cloud and Kubernetes infrastructure that powers global payments.
Help design and implement robust servo controllers and real-time firmware for enterprise HDDs as an early-career development engineer at Western Digital.
Lead design, validation and subsystem selection for advanced power systems at Rolls‑Royce Power Systems in Novi, driving product performance and reliability for automotive and energy applications.
Experienced engineer needed to translate engineering governance into practical EPC workflows, support multidisciplinary teams, and drive process adoption and improvement across projects.
Lead and scale a mechanical engineering team at Eight Sleep to develop complex electromechanical consumer products and drive products from concept to high-volume production.
Vericast seeks an Associate Industrial Engineer in San Antonio to support productivity analysis, cost systems, process improvements, and facility layout on a hybrid schedule.
Lead the technical direction and delivery of high-dV, maneuverable spacecraft and integrated space-to-ground systems as Chief Engineer on Anduril's Costa Mesa Space team.
Western Digital is hiring a Night-Shift Senior Supervisor, Maintenance Engineering to lead wafer-fab equipment teams and ensure maximum tool uptime, safety, and continuous improvement in San Jose.
CodeRabbit is hiring a Lead Security Engineer to architect and operationalize security across product and infrastructure, lead incident response, and embed developer-centric defenses into our CI/CD and platform.
Analog Devices is seeking a Staff Engineer to support and improve plasma etch and other process equipment at its Beaverton wafer fab, driving yield, reliability, and equipment performance.
Zoox seeks a Systems Safety Engineer to lead compute-focused safety analyses (FMEDA/FMEA), drive root-cause investigations, and collaborate cross-functionally to ensure safe, fail-operational compute architectures for autonomous vehicles.
Lead the 3rd-shift technical team for rides and attractions at Universal Studios, overseeing installation, maintenance, safety, and vendor/contractor coordination for show and ride systems.
Join Anduril's Space team to architect and operate cloud and Kubernetes deployments for classified government environments, ensuring secure, scalable, and compliant mission systems.