Let’s get started
By clicking ‘Next’, I agree to the Terms of Service
and Privacy Policy, and consent to receive emails from Rise
Jobs / Job page
SoC Design Verification Lead image - Rise Careers
Job details

SoC Design Verification Lead

Job Details:

Job Description: 

About the Group:

Client Engineering Group (CEG) oversees all test chip design, all foundational and hard IP, all EDA and design platform functions for Intel Products, as well as all external IP and EDA commercial licensing. The Central Engineering group is also responsible for delivering industry-leading Custom Silicon Solutions for Intel Customers in the Client and Hyperscaler Domains.

Job Summary

We are looking for an experienced SoC Pre-Silicon Verification Lead to drive the planning, execution, and delivery of SoC-level functional verification. The ideal candidate will lead a team of DV engineers, own the verification plan, ensure coverage closure, and collaborate closely with design, architecture, and validation teams to achieve first-silicon success.

Key Responsibilities will include but are not limited to:

  • Own and drive the SoC-level verification strategy, planning, and execution from testbench architecture to coverage closure.
  • Lead and mentor a team of verification engineers to deliver high-quality verification on schedule.
  • Manage SoC verification deliverables including test plan, environment, coverage metrics, and signoff criteria.
  • Experience in multiple disciplines such as board/system manufacturing and test (HW and SW), ASIC/SOC and IP verification.
  • Develop test plans and coverage models for system-level features, including interconnect fabrics (IOSF) and SoC-Level Verification.
  • Drive integration and verification of multiple IPs - including CXL, PCIe, DDR, Ethernet, FEC, Smart NIC, PCIe Switch, Audio DSP, and custom accelerators - into the SoC environment. 
  • Lead debug and issue triage across SoC simulations, emulations, and pre-silicon bring-up environments.
  • Lead clock and reset verification at block level and SOC for consumer electronic products.
  • Champion advanced verification methodologies (UVM, constraint-random, coverage-driven, assertion-based verification).
  • Support silicon bring-up and post-silicon validation correlation.
  • Strong analytical, debugging, and problem-solving abilities.

Qualifications:

The Minimum qualifications are required to be considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

  • Bachelors degree in Electrical Engineering, Computer Engineering, or in a STEM related field of study.
  • 9+ years of experience in ASIC/SoC/FPGA functional verification.
  • 5+ years in a technical lead or DV lead role.
  • Experience leading verification for complex SoCs or high-performance subsystems.
  • Experience in SystemVerilog and UVM/OVM methodologies.
  • Experience in SoC architecture, cache coherency, IOSF Interconnects, Smart NICs, PCIe Switch and low-power verification (UPF).
  • Experience verifying protocols such as CXL, PCIe, AXI, DDR or Ethernet.
  • Experience with industry-standard EDA tools i.e. (Synopsys VCS, Cadence Xcelium, or Mentor Questa, and debug tools).
  • Experience with scripting and automation skills i.e. (Python, Perl, Makefile, or TCL).
  • Experience with Jtag based Board bring up for Hardware validation.

Preferred Qualifications

  • Post Graduate degree in Electrical Engineering, Computer Engineering, or in a STEM related field of study.
  • Experience with PCIe-based SoCs, Audio DSP, FEC IPs, Data Center accelerators, or FPGA-based systems.
  • Experience with emulation platforms (Palladium, Veloce, Zebu) and post-silicon validation correlation.
  • Experience with formal verification and assertion-based verification (SVA).
  • Experience with version control, CI/CD flows, and coverage management infrastructure.

          

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location: 

US, California, Santa Clara

Additional Locations:

US, Texas, Austin

Business group:

Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation.  Find more information about all of our Amazing Benefits here:

https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003

 

 

Annual Salary Range for jobs which could be performed in the US:

 

 

$186,070.00-262,680.00 USD

 

 

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

 

 

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Average salary estimate

$224375 / YEARLY (est.)
min
max
$186070K
$262680K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

Similar Jobs
Photo of the Rise User
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Lead and scale Intel Foundry Services' business development and sales organization to win strategic foundry engagements, negotiate complex contracts, and grow revenue across target fabless customers.

Photo of the Rise User
Posted 14 hours ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Intel is seeking a Senior CPU Logic Design Engineer in Austin to lead RTL design, microarchitecture implementation, and verification for next-generation CPU cores.

Medra Hybrid San Francisco
Posted 7 hours ago

Medra seeks a hands-on Mechanical Engineer in San Francisco to design and iterate on robotic hardware that enables automated laboratory workflows.

Voyager Technologies is hiring a Systems Engineer III to design, implement, test, and document SIGINT hardware and software for mission-critical defense and space systems.

Photo of the Rise User

Experienced Structural & Payload Design Engineers are needed to lead payload system design, integration and certification activities for Boeing's 777X and 787 programs in Everett, WA.

Photo of the Rise User
Posted 12 hours ago

Senior Industrial Engineering Tech Analyst needed to drive tooling and production planning, labor estimating, and manufacturing performance improvements for Boeing defense and commercial programs in Saint Charles, MO.

Photo of the Rise User
Foth Hybrid No location specified
Posted 15 hours ago

Foth seeks an experienced Civil Designer to produce Civil 3D/AutoCAD drawings and support multidisciplinary site, infrastructure, and dredging projects in a flexible, growth-oriented consulting environment.

Photo of the Rise User
Boeing Hybrid USA - Everett, WA
Posted 13 hours ago

Boeing is hiring an Engineering Manager to lead high-performing Payloads & Flammability engineering teams and oversee complex cabin and cargo projects for commercial airplanes in Everett or Renton, WA.

Photo of the Rise User
Posted 20 hours ago

WGU seeks a Senior Cloud Engineer to lead and optimize AWS-based Kubernetes infrastructure, drive observability and automation, and mentor engineering teams to support critical online education services.

TEECOM Hybrid Remote - United States
Posted 14 hours ago

TEECOM is hiring an entry-level BIM Specialist to support Revit/AutoCAD production, BIM coordination, and documentation for technology systems across building projects while participating in in-house training.

Photo of the Rise User
Hermeus Hybrid Los Angeles, CA
Posted 10 hours ago

Work on rapid-design, hands-on tooling and fixture solutions for prototype builds and test campaigns at a high-speed aerospace company supporting DoD programs.

Photo of the Rise User
Posted 19 hours ago
Inclusive & Diverse
Feedback Forward
Collaboration over Competition
Growth & Learning

Systems R&D Engineer on the Industrial Compute team responsible for leading lab infrastructure build-out, hardware bring-up, and systematic qualification of next-generation datacenter systems at scale.

Posted 1 hour ago

CRB is seeking an Electrical Engineer II to support architectural electrical design for life sciences and food & beverage projects in Kansas City, MO.

Posted 23 hours ago

Voyager Technologies seeks a Manufacturing Engineer to lead PCBA manufacturing, reflow soldering, DFMA, and process-improvement efforts for mission-critical defense and space systems in San Diego.

Photo of the Rise User
Posted 20 hours ago

OCLC is hiring a Lead Cloud Engineer to architect and operate secure, scalable cloud platforms across Azure, AWS, and GCP while guiding teams and driving cloud best practices.

MATCH
Calculating your matching score...
BADGES
Badge ChangemakerBadge Diversity ChampionBadge Flexible CultureBadge Global CitizenBadge Work&Life Balance
CULTURE VALUES
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
BENEFITS & PERKS
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave
FUNDING
DEPARTMENTS
SENIORITY LEVEL REQUIREMENT
TEAM SIZE
EMPLOYMENT TYPE
Full-time, hybrid
DATE POSTED
October 24, 2025
Risa star 🔮 Hi, I'm Risa! Your AI
Career Copilot
Want to see a list of jobs tailored to
you, just ask me below!