Intel's Discrete Graphics Engineering (DGE) organization develops cutting-edge discrete graphics products for gaming and AI. If you are an engineer with strong technical and communication skills who thrives in a fast-paced environment with abundant learning opportunities, you are the ideal candidate for this role
Job Description:
You will be responsible for working or assisting in architecture, implementation, formal verification, emulation and validation of AI GPU products, including:
• Lead a team of custom designers to produce key assets that help improve product KPI's for AI GPU products
• Working with SoC Architecture and platform architecture teams to establish silicon requirements
• Making appropriate design trade off balancing risk, area, power, performance, validation complexity and schedule
• Creating micro architectural specification document for the design.
• Work with external vendors on tools or IPs required for the development of micro-architecture, design and design qualification of custom silicon designs.
• Drive vendor's methodology to meet world class silicon design standards
• Architecting area and power efficient low latency designs with scalabilities and flexibilities
• Power and Area efficient RTL logic design, and DV support
• Running tools to ensure lint-free and CDC/RDC clean design, VCLP
• Synthesis and timing constraints
• Having achieved multiple tape-outs reaching production with first pass silicon
• Ability to drive and improve digital design methodology to achieve high quality first silicon
• Hands on experience with FPGA emulation, silicon bring-up, characterization and debug
• Able to work with multi-functional teams and external vendors across geographical boundaries to resolve architectural and implementation challenges with an eye towards scheduling.
• Strong verbal and written communication skills
• Good understanding of verilog and system verilog, synthesizeable RTL
• Knowledgeable in modern design techniques and energy-efficient/low power logic design and power analysis
• Familiarity with power estimation (vector-less and vector-based), modeling, profiling, and post silicon power correlation
• Background in computer architecture
• Bus fabric, including, but not limited to APB/AHB/AXI
• Power management with multiple power domains, UPF, Power state tables.
• Knowledge of lint tools, CDC and RDC tools, timing constraints, fishtail.
• Knowledge of connectivity tools.
• Understanding of key SoC design elements, arbiters, async FIFOs, DMAs, basic uControllers.
• Comprehension of asynchronous clock/reset crossing means and methodologies
• Proven track record of bringing logic designs into high volume production
• Ability to work well in a team and be productive under ambitious schedules
• Should be self-motivated and well organized
Benefits:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:
https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003
Annual Salary Range for jobs which could be performed in the US:
$236,010.00-$333,190.00Salary range dependent on a number of factors including location and experience.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
Contribute to Intel’s cutting-edge facility operations as an Ocotillo Factory Facilities Undergrad Intern in Phoenix, supporting sustainable and efficient manufacturing environments.
Contribute to next-generation CPU designs as a Physical Design Engineer intern at Intel, driving innovation within their Xeon Engineering Group.
Contribute to Toyota Research Institute’s autonomy projects by building, evaluating, and deploying cutting-edge machine learning models within real-time systems.
Burro is looking for a Senior Robotics Infrastructure and DevOps Engineer to lead infrastructure automation and CI/CD pipeline optimization for its innovative agricultural robot fleet.
Lead aerodynamic design and CFD simulation efforts as a Turbomachinery Engineer driving high-performance flowpath development for scalable carbon capture power cycles at Arbor.
Senior Mechanical Designer needed at MKS Instruments to create and optimize mechanical CAD designs supporting advanced vacuum and pressure measurement devices.
Lead Flex's Applications Engineering team in Austin to develop tailored manufacturing solutions that meet customer and operational needs in a dynamic contract manufacturing environment.
Associate Structural Engineer needed at Brindley Engineering to lead industrial structure evaluations and develop engineered solutions.
Experienced Senior Systems Engineer needed for on-site support of critical Department of Defense systems at Hanscom Air Force Base.
Lead innovative civil engineering projects as a Senior Civil Engineer at Bermello Ajamil, driving design and development efforts in Coral Gables.
Lead Visa's engineering teams to architect and deliver secure, scalable payment solutions as Senior Director of Engineering in a hybrid work environment.
Seeking a proficient DevOps Engineer to enhance automation, infrastructure, and CI/CD pipelines for a cutting-edge AI cybersecurity company with remote flexibility.
Medtronic seeks a Manufacturing Engineer I to enhance manufacturing efficiency and quality through technical support and process improvements.
Experienced Electrical Engineer needed at Kimley-Horn Jacksonville to drive innovative zero-emission vehicle electrical system designs and support practice growth.
Experienced 2D Electrical Designer needed at ProSidian to deliver detailed engineering design and support services for diverse electrical and plant systems.