NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.
We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing! More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to tackle, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.
What you'll be doing:
You will drive physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level, with a focus on netlist-related aspects such as equivalence checking, asynchronous checking including clock domain crossing checks and MTBF analysis, logic synthesis, netlist quality checks, etc.
Help in all aspects of physical design, such as driving timing convergence, timing constraints generation and management, and ECO generation and implementation.
What we need to see:
BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years’ experience or MS (or equivalent experience) with 3+ years’ experience.
Expertise in logic equivalence checking/FV required from RTL to tapeout with industry-standard tools. Deep understanding of hardware architecture and hands-on skills in RTL/logic design for timing closure.
Experience in clock-domain-crossing checking, MTBF analysis, either with industry-standard tools or in-house tools.
Background with logic synthesis at either block or full-chip level, at project execution and/or flow development.
Strong experience in full-chip/sub-chip Static Timing Analysis (STA), timing constraints generation and management, and timing convergence.
Expertise and in-depth knowledge of industry standard EDA tools in related fields.
Proficiency in programming and scripting languages, such as, Perl, TCL, Make, Python, etc.
Ways to stand out from the crowd:
Experience in logic synthesis and equivalence checking/FV. Familiarity with industry tools and flow.
Strong hands-on debugging capability and problem-solving skills.
Background in DFT timing closure for various modes e.g. scan shift and capture, transition faults, BIST, etc.
Candidates who demonstrate experience or a strong drive to improve workflows and productivity through effective AI utilization will stand out.
NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 212,750 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.
If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
Lead cross-functional program delivery for NVIDIA's SOC system software, managing schedules, hardware integration, validation, and stakeholder communication to ensure high-quality product releases.
NVIDIA's Ignite 12-week Business Operations Internship in Santa Clara offers first- and second-year undergraduates practical, hands-on experience across analytics, marketing, finance, HR, product, and operations.
Heron Power seeks an experienced Grid Interoperability Compliance Engineer to drive certification and standards-aligned design for utility-connected power electronics.
KPFF is hiring a Bridge Engineer (4–6 years experience) to work on bridge, waterfront, and transportation infrastructure projects in the Greater Los Angeles area.
Experienced construction estimator needed to produce detailed cost estimates, perform quantity take-offs, and support NYCHA’s capital planning and project controls for large-scale public housing projects.
Lead maintenance and reliability for a high-speed glass bottle manufacturing plant, overseeing electrical, hydraulic, automation systems and a large technical team to maximize uptime and safety.
Experienced hardware engineer needed to design and validate analog/digital circuits and FPGA-based systems for electric grid monitoring products.
Experienced instrumentation commissioning professional needed to lead field instrumentation testing, calibrations, and startup activities for NASA’s Mobile Launcher 2 program at Kennedy Space Center on a long-term onsite contract.
AECOM is hiring an ITS/Transportation Technology Manager in Denver to lead state-level ITS efforts, grow client relationships, and oversee technical delivery across the Mountain West.
Experienced civil engineer with airport design experience needed in Kimley‑Horn’s San Antonio office to lead aviation design tasks, coordinate construction, and support client delivery.
Senior Industrial Automation Field Service Technician needed to service, troubleshoot, and modernize Rockwell-based control systems for Rexel USA customers in the Alexandria, LA region.
Lawrence Livermore National Laboratory is hiring a cleared Superblock Capabilities Portfolio Manager to lead and deliver a diverse portfolio of complex engineering projects inside a DOE Hazard Category 2 nuclear facility.
Lead AECOM's Traffic and ITS efforts for the region as a remote State Traffic/ITS Leader focused on business growth, technical delivery, and client relationships.
Systems engineering role supporting propulsion and airframe integration on mission-critical aerospace programs, requiring US citizenship and experience with systems modeling and analysis tools.
Lead coordination of engineering change notices and configuration management for Philips Ultrasound, ensuring timely, compliant product updates that support service operations and field readiness.
NVIDIA is a publicly traded, multinational technology company headquartered in Santa Clara, California. NVIDIA's invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined computer graphics, and ignited the era of modern AI.
177 jobs