Leads a team of lithography development engineers to drive technology development and enablement across the full range of patterning modules for advanced CMOS technologies.
Will be responsible for development and driving manufacturability across key lithography tools including but not limited to DUV and EUV.
Primary responsibilities will reside at the intersection of technology development and high volume manufacturing especially on new lithography processes that require engineering to meet high volume requirements.
This includes driving safety, quality, performance, throughput, capability (pattern fidelity), uniformity and cost.
This organization will engage closely with lithography teams in technology development as well as the high volume lithography teams in the factories and will be part of the Manufacturing Development team.
This leader will set the goals for the team, manage the program deliverables and coach and develop the engineers while also developing an understanding of the future needs of the organization and putting in place an organizational strategy to meet the needs of Intel foundry technologies roadmap.
The leader will be a lithography subject matter expert and have experience working with Integration and other modules leaders such as etch and thin films to deliver modular solutions that meet the technology targets.
Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications:
14 years of relevant work experience in the semiconductor space with a strong focus on lithography.
Masters Degree in Electrical Engineering or Technical Equivalent
Prior senior management with large, multi-national manufacturing employers, preferably in high technology/scientific/semiconductor sectors with prior specialization in technology development.
Strong history of industry experience in process development, leadership, and semiconductor process.
Background working with a combination of investors and third- party suppliers on solution optimization/customization to meet their manufacturing needs especially with the industry leaders in lithography solutions such as ASML and KT.
Engineering group leader background at global scale including leading significant factory ramp-up and process technology development in high volume manufacturing environments.
Extensive experience in fab start-up with technical track record in multiple areas of semi-conductor sector in areas such as manufacturing engineering, quality and reliability, research and development, sourcing/supply chain innovations etc.
Preferred Qualifications
Substantial technical background in lithography as used in advanced CMOS technologies with a body of research and patents. Demonstrated history of delivering customized solutions in Research and Development and HVM organizations. Previous related work experience in a semiconductor foundry preferred. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Benefits:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:
https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003
Annual Salary Range for jobs which could be performed in the US:
$248,400.00-350,690.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.
SpaceX is hiring a Mechanisms Test Engineer in Hawthorne to design and operate development test stands for spacecraft mechanisms and structural components.
SpaceX is hiring a Sr. Supplier Development Engineer to own PCB supplier qualification, quality, and production readiness for the Starlink program.
Timmons Group is hiring a Civil Project Engineer II/III in Roanoke, VA to design and deliver land development projects using Civil 3D and hands-on engineering expertise.
Design and deliver production tooling and factory automation at Relativity's Long Beach facility to help scale Terran R rocket production.
Rigetti is hiring a Senior Quantum Engineer (Readout) to lead superconducting qubit measurement and pulse‑level readout optimization to accelerate high-fidelity, fast readout for scalable quantum processors.
Aetos Systems is hiring a Communications Systems Engineer IV to design, test, and manage communications and transmission systems at Kennedy Space Center and support associated system administration tasks.
SpaceX seeks a Development Test Engineer to design and operate test stands and instrumentation for new spacecraft, launch vehicles, and ground systems.
Remote mid-level Cloud Engineer needed to support client projects with Terraform, Kubernetes, CI/CD, and cloud platform operations for a professional and managed services team.
SpaceX Starshield is hiring a Hardware Reliability Engineer to investigate on-orbit hardware anomalies, drive root-cause analysis, and improve fleet reliability using data and cross-functional collaboration.
GEM Technologies is hiring a Construction Engineer to support mission-critical construction and engineering activities at LANL's TA-55 facility.
Wentworth Institute of Technology is hiring a full-time Lecturer to teach first-year engineering courses (lab-focused) in the Douglas D. Schumann School of Engineering beginning Fall 2026.
Lead Cologix’s QA/QC and commissioning program for data center MEP systems, driving quality, coordination, and successful project turnover across the portfolio.
Eurofins is hiring an entry-level Downstream Process Development Engineer to perform lab-scale downstream processing and analytical assays for vaccine product development at the West Point, PA facility.