Staff RTL Engineer, PCIe

Position Overview

We are seeking an RTL Engineer to help define and implement our industry-leading Networking IC. If you're a highly motivated self-starter eager to solve real-world problems, this is a unique opportunity to shape the future of AI Networking. As part of the Design Group, you will be responsible for defining, specifying, architecting, executing, and productizing cutting-edge Networking devices.

The candidate will be part of Design Group responsible for defining, specifying, architecting, executing and productizing leading-edge Networking devices. 

Responsibilities 

• Collaborate with Chip and System Architects to translate architecture requirements into microarchitecture and design integration of the PCIe IO subsystem, including the PCIe controller, PCS, and SerDes.
• Perform RTL coding, conduct code reviews, and debug designs.
• Work with third-party vendors to procure and integrate the PCIe block with the PCIe controller, PCS, and PHY.
• Partner with Verification Engineers to define the test plan, execute verification, and understand both serial and parallel mode VIP behavior.
• Debug the full PCIe protocol stack.
• Engage in post-silicon activities such as bring-up, platform validation, characterization, parameter optimization, and final productization.
• Support the definition of development flows that improve execution efficiency and quality.
• Collaborate closely with Physical Design, Firmware, and Design Verification teams to ensure successful end-to-end RTL implementation.

Qualifications

• Master’s degree in Electrical Engineering (MSEE) with 8-15 years of experience.
• Proven record of successful tape-outs and productization, preferably in networking devices.
• Strong knowledge of PCIe Gen4/Gen5 protocols, including framing, encoding, root complex, and retransmit functionality; familiarity with Gen6/7 developments is preferred.
• Solid understanding of SerDes fundamentals, including clocking, Decision Feedback Equalization (DFE), CTLE, and initialization.
• Comprehensive understanding of multiple clock, reset, and power domain design challenges and safe/robust design practices.
• Experience in refactoring and restructuring designs to address timing and area challenges, including algorithmic and structural design changes.
• Ability to optimize hardware versus firmware implementations for overall product performance and efficiency.
• Excellent knowledge of industry-standard tools and best-in-class practices for high-quality design.
• Prior experience with source synchronous design implementation.
• Essential knowledge of PCIe architectures and Layer 2, Layer 3, and Layer 4 networking protocols.
• Prior experience in integrating a PCIe controller IP with PCS and SerDes PHY, preferably at 16G or higher.
• Thorough understanding of the ASIC design flow, including requirements for DFT and physical implementation.

Why Join Us?

At Eridu AI, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI networking solutions, transforming data center capabilities.

The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.